Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
FFmpeg
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
libremedia
Tethys
FFmpeg
Commits
4dbceaa3
Commit
4dbceaa3
authored
11 years ago
by
Michael Kostylev
Committed by
Diego Biurrun
11 years ago
Browse files
Options
Downloads
Patches
Plain Diff
sparc: Eliminate dead code in VIS acceleration macros
Signed-off-by:
Diego Biurrun
<
diego@biurrun.de
>
parent
39cc4c61
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libavcodec/sparc/vis.h
+0
-58
0 additions, 58 deletions
libavcodec/sparc/vis.h
with
0 additions
and
58 deletions
libavcodec/sparc/vis.h
+
0
−
58
View file @
4dbceaa3
...
...
@@ -173,32 +173,6 @@ static inline void vis_set_gsr(unsigned int _val)
#define vis_st64(rs1,mem) vis_r2m(std, rs1, mem)
#define vis_st64_2(rs1,mem1,mem2) vis_r2m_2(std, rs1, mem1, mem2)
#define vis_ldblk(mem, rd) \
do { register void *__mem __asm__("g1"); \
__mem = &(mem); \
__asm__ volatile(".word 0xc1985e00 | %1" \
: \
: "r" (__mem), \
"i" (vis_rd_d(rd)) \
: "memory"); \
} while (0)
#define vis_stblk(rd, mem) \
do { register void *__mem __asm__("g1"); \
__mem = &(mem); \
__asm__ volatile(".word 0xc1b85e00 | %1" \
: \
: "r" (__mem), \
"i" (vis_rd_d(rd)) \
: "memory"); \
} while (0)
#define vis_membar_storestore() \
__asm__ volatile(".word 0x8143e008" : : : "memory")
#define vis_membar_sync() \
__asm__ volatile(".word 0x8143e040" : : : "memory")
/* 16 and 32 bit partitioned addition and subtraction. The normal
* versions perform 4 16-bit or 2 32-bit additions or subtractions.
* The 's' versions perform 2 16-bit or 1 32-bit additions or
...
...
@@ -266,38 +240,6 @@ static inline void vis_alignaddr_g0(void *_ptr)
vis_rd_s
(
0
)));
}
static
inline
void
*
vis_alignaddrl
(
void
*
_ptr
)
{
register
void
*
ptr
__asm__
(
"g1"
);
ptr
=
_ptr
;
__asm__
volatile
(
".word %2"
:
"=&r"
(
ptr
)
:
"0"
(
ptr
),
"i"
(
vis_opc_base
|
vis_opf
(
0x19
)
|
vis_rs1_s
(
1
)
|
vis_rs2_s
(
0
)
|
vis_rd_s
(
1
)));
return
ptr
;
}
static
inline
void
vis_alignaddrl_g0
(
void
*
_ptr
)
{
register
void
*
ptr
__asm__
(
"g1"
);
ptr
=
_ptr
;
__asm__
volatile
(
".word %2"
:
"=&r"
(
ptr
)
:
"0"
(
ptr
),
"i"
(
vis_opc_base
|
vis_opf
(
0x19
)
|
vis_rs1_s
(
1
)
|
vis_rs2_s
(
0
)
|
vis_rd_s
(
0
)));
}
#define vis_faligndata(rs1,rs2,rd) vis_dd2d(0x48, rs1, rs2, rd)
/* Logical operate instructions. */
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment